Wafer warpage is common in microelectronics processing. Warped wafers can affect device performance, reliability and linewidth control in various processing steps. We proposed in this paper an in-situ approach for estimating wafer warpage profile during the thermal processing steps in microlithography process. A programmable multizone thermal processing system is developed to demonstrate the approach. Early detection will minimize cost and processing time. Based on first principle thermal modeling and system identification techniques, we are able to estimate the profile of a warped wafer from available temperature measurements. Experimental results demonstrate the feasibility and repeatability of the approach. The proposed approach is applicable to other semiconductor substrates.
Introduction
Wafer warpage can affect device performance, reliability and linewidth or critical dimension (CD) control in various microelectronic manufacturing processes. The drive toward smaller device geometries has placed much tighter control limits on the various semiconductor manufacturing processes. The reduction in exposure wavelength to create smaller features comes at a higher cost of lower depth of focus. Figure 1 shows a typical microlithography sequence. In the exposure step a warped wafer results in a non-uniform gap between wafer and mask for a contact aligner and different depth-of-focus at different parts of the wafer for a projection exposure system. The significance of having a wafer of minimal warpage is that it makes possible the reduction of the depth-of-focus to achieve a higher pattern resolution [1] . Hence, any knowledge of the wafer warpage profile could act as a source for active compensation during the exposure step in lithography.
Warped wafers also affect the various baking steps in the microlithography sequence [2] shown in Figure 1 . Warpage can result in a non-uniform wafer temperature distribution across the wafer. Simulation results show that warpage of less than 50 µm can lead to a temperature variation of 1 • C across the wafer during baking [3] . This can lead to substantial spatial variation in CD. Temperature uniformity control is thus an important issue in photoresist processing with stringent specifications [4] . The most important or temperature sensitive step is post-exposure bake. Requirements call for temperature to be controlled within 0.1 • C at temperatures between 70 • C and 150 • C. For commercially available deep ultra violet resist, a representative post-exposure bake latitude for CD variation is about 5 nm/ • C [5] . A number of recent investigations also showed the importance of proper bakeplate operation on linewidth or CD control [2] , [6] - [10] . Warpage becomes more problematic for larger wafers and the maximum allowable warpage for a 300 mm wafer is 100 µm from center to edge [12] .
Current techniques for measuring wafer warpage include capacitive measurement probe [14] , shadow Moire technique [15] , and pneumatic-electro-mechanical technique [16] . These are off-line method where the wafer has to be removed from the processing equipment and placed in the metrology tool resulting in increase processing steps, time and cost. We have previously demonstrated that by monitoring the bake-plate temperature profile during the thermal processing steps in microlithography, we are able to detect wafer warpages [17] . In this paper, we extend the approach to estimating the profile of the warped wafer. A distributed thermal processing system is developed consisting of an array of heating zones. Each of the zones are separated by a small air-gap of approximately 50 mils. The zones can be controlled independently with separate temperature sensing, actuation and feedback control mechanisms. By monitoring the temperature profiles within each of the heating zones, coupled with first principle thermal modeling and system identification techniques, an estimate of the profile of the warped wafer can be obtained. The proposed approach is also robust to modeling errors compared to our previous method [17] where only a single point (the maximum temperature drop point of the bakeplate) on the plate temperature profile is used for warpage detection. This paper is organised as follows. A brief outline of the proposed thermal processing system is described in section 2. In Section 3, we develop the model required for predicting warpage profile. Experimental results are given in Section 4 to demonstrate the proposed method. Finally, conclusions are given in Section 5.
Thermal processing of semiconductor wafers is commonly performed by placement of the substrate on a heated bakeplate for a given period of time. The heated bakeplate is usually of large thermal mass (see Figure 2) and is held at a constant temperature by a feedback controller that adjusts the heater power in response to a temperature sensor embedded in the bakeplate near the surface. The wafers are usually placed on proximity pins of the order of 100 to 200 µm to create an air-gap so that the bakeplate will not contaminate the wafers. As wafers can warp up to 100 µm from center to edge, the percentage change in the air-gap between the wafer and bakeplate can be substantial (see Figure 3 ) resulting in a non-insignificant variation in the bakeplate temperature. When a wafer at room temperature is placed on the bakeplate, the temperature of the bakeplate drops at first but recovers gradually because of closedloop control (see Figure 4 ). It is clear that different air-gap sizes will results in different temperature drops in the bakeplate. Since the bakeplate temperature measurements are readily available, detection of wafer warpage is now made possible. We note that this is an in-situ approach compared to conventional off-line methods discussed earlier. For conventional thermal processing system, the proposed approach will provide the user with the information on the degree of warpage; information on the profile of the warpage is not possible due to the fact that the bakeplate is of single zone. To estimate the profile of the wafer, multiple temperature measurement of the bakeplate is required, this is only possible with a multizone bakeplate with integrated temperature sensing within each zone.
A Distributed Thermal Processing System
In this work, a programmable thermal processing module is developed to provide in-situ estimation of the warped wafer profile. The proposed system also addresses the limitation of conventional bake systems. It is comprised of an array of heating zones that allow for spatial control of temperature in non-symmetric configurations. A resistive heating element is embedded within each of the heating zones. Each heating zone is configured with its own temperature sensor and electronics for feedback control. Each heating zones are separated with a small air-gap of approximately 50 mils. The fact that the zones are spatially disjoint ensures no direct thermal coupling between the zones, enhancing controllability. Its small thermal mass allows for fast dynamic manipulation of temperature profile. Depending on application, the number of zones of the bakeplate can be easily configured. Figure 5 shows the prototype multizone system. To estimate the profile of the warped wafer, a thermal model of the system is next developed.
Thermal Modeling of the Baking Process
In this section, we present the model for the baking process which will be used subsequently for the estimation of the wafer warpage profile. Analysis of the thermal processing system can be done with a model considering radial as well as the axial effects of heat transfer in the module. Consider the setup of Figure 6 , which deals with the plate-airgap-wafer system of a simplified 2-zone system (model for N -zone can be extended easily). The bakeplate is a multizone bakeplate with a small proximity air-gap between each zone. The system is discretized spatially into N radial elements where N corresponds to the number of zones in the bakeplate. Spatial distributions of temperature and other quantities in a silicon wafer is most naturally expressed in a cylindrical coordinate system. We will assume that the substrate used for baking is a silicon wafer and the bakeplate is cylindrical in shape with the same diameter as the wafer. Energy balances on the wafer and bakeplate can then be carried out to obtain a two dimensional model as follows.
where θ pi = T pi − T ∞ : i th plate element temperature above ambient θ wi = T wi − T ∞ : i th wafer element temperature above ambient T ∞ : ambient temperature C pi : thermal capacitance of i th plate element C wi : thermal capacitance of i th wafer element R pi : thermal conduction resistance between the i th and i + 1 th plate element R wi : thermal conduction resistance between the i th and i + 1 th wafer element R wzi : thermal convection loss of the ith wafer element R ai : thermal conduction resistance between the i th plate and i th wafer element q i : power into the i th plate element
The various thermal resistances and capacitances are given by
where A zi is the cross-sectional area of element i normal to the axial heat flow. t p , t w are the bakeplate thickness, wafer thickness and t ai are the air-gap between the ith wafer and bakeplate elements. k a , k p and k w are the thermal conductivity of air, bakeplate and wafer respectively. h is the convective heat transfer coefficient. ρ p and ρ w are the density of the bakeplate and wafer respectively. c p and c w are the specific heat capacity of the bakeplate and wafer respectively. The width of each element is given by ∆ r = D/(2N ).
Equations 1 to 6 can be rearranged into state-space format.
where
In addition, F pw and F wp are diagonal matrices given by
and
The excitation term, G pp is given by
In the next section, we will demonstrate that by monitoring the bakeplate temperatures, θ pi , and making use of system identification techniques [20] , we are able to extract the air-gap information, t ai , between the ith wafer and bakeplate elements. Coupled with the information of the proximity pins, the profile of the warped wafer can be obtained, we demonstrate experimentally the approach on a 2-zone system.
Experimental Verification: Estimation of Warpage Profile
Although most of the parameters in the model developed in the previous section can be obtained from handbooks, to obtain a more accurate and realistic model of the actual system, actual input-output data is used to estimate the various parameters in Equation 8 . In this section, we will first outline the experimental setup used to estimate the warped wafer profile and the experiments performed to demonstrate the feasibility and repeatability of the proposed approach.
Experimental Setup
The experimental setup for the baking of 200 mm wafer is shown in Figure 5 . As discussed previously, the programmable thermal system can be configured up to N zones. Without loss of generality, we will demonstrate our proposed approach on a 2-zone system. Two proportional-integral (PI) controllers are used respectively to control the two zones of the bakeplate. The PI parameters for the central and external zones are given by K c1 = 14.0, T i1 = 300 and K c2 = 45.0, T i2 = 300 respectively. The experiments were conducted at a temperature setpoint of 90 • C with a sampling and control interval of 0.5 seconds. This temperature corresponds to a soft-bake condition for photoresist processing [21] .
Most thermophysical properties are temperature dependent. However, for the temperature range of interest from 15 • C to 150 • C, it is reasonable to assume that they remain fairly constant and can be obtained from handbooks [22] : density of silicon: 
Initialization Phase
The proposed approach required detailed information of the system in order to identify the airgap during each subsequent processing. As such, certain parameters that do not vary during subsequent processing can be estimated via system identification techniques beforehand. For the 2-zone system, the various elements of the state-space representation of Equation 8 can be expressed as follows:
The various thermal capacitances and resistances can then be computed as follow:
The rest of the parameters that we do not have full knowledge of are then estimated via system identification techniques. For a given bakeplate, the bakeplate element thermal capacitances (C p1 and C p2 ) are expected to be fixed and hence can be determined during the initialization phase of the experiment. Run(a) in Figure 4 was used to determine the plate element thermal capacitances, C p1 , C p2 in the statespace matrices. The experiment was conducted by dropping a flat wafer on the bakeplate with a known air-gap of t a = 55 µm. Since the respective airgaps are known (i.e. t a1 and t a2 ), the airgap resistances R a1 and R a2 can be computed as
Next, to determine the unknown parameters C p1 and C p2 in the structured state-space model in Equation 7 , standard state-space identification algorithms [20] can be used. The bakeplate temperature profile of the 2-zone system is then fitted using the structured state-space model. Run(a) in Figure 4 shows the simulation results which was generated using the estimated C p1 and C p2 . The estiamted parameters are:
Warpage Profile Estimation
Once the various wafer, bakeplate and PID controllers parameters are known, the average airgap (t a1 and t a2 ) in each zones can be estimated via state-space identification using available bakeplate temperature measurements (θ p1 and θ p2 ). The feasibility and repeatability of the approach is demonstrated via a series of experiments.
Experimental runs (b) and (c) in Figure 4 shows the case of the flat wafer dropped on the bakeplate with different proximity pins (i.e. different airgaps). The proximity pin height, l p for runs (b) and (c) are 110µm and 165µm respectively. The estimated airgaps for the two runs are tabulated in Table 1 . A good measure of the extent warpage is to measure the deviation of the average airgap from the proximity pin height. δ 1 and δ 2 in experimental runs (b) and (c) is closed to zero as expected since the wafer is flat.
Experimental runs (d) and (e) in Figure 4 shows the case of a wafer with center-to-edge warpage of 110µm dropped on the bakeplate with different proximity pins height. The proximity pin height, l p for runs (d) and (e) are 220µm and 165µm respectively. The estimated airgaps for the two runs are also tabulated in Table 1 . δ 1 and δ 2 in experimental runs (d) and (e) are approximately the same. Based on the estimated δ 1 and δ 2 together with the proximity pin height, the profile of the wafer can be obtained by extrapolation as shown in Figure 7 (based on experimental run(e)). An estimated warpage of 109.4µm from center-to-edge for the warped wafer is obtained.
These two sets of experimental runs ((b), (c) and (d), (e)) demonstrate the feasibility of the approach in that different bake system might have different proximity pin gaps, however the degree of warpage should be the same for the same wafer. Next, the repeatability of the proposed approach is demonstrated in Figure 8 where the experimental conditions (d) in Table 1 were repeated 10 times. For each run, the data is fitted to the state-space model in Equation 7 . In this paper, we have demonstrated that it is possible to estimate the profile of a wafer. We expect accuracy to improve if the number of zones in the bakeplate increased
Conclusions
The lithography manufacturing process will continue to be a critical area in semiconductor manufacturing that limits the performance of microelectronics. Enabling advancements by computational, control and signal processing methods are effective in reducing the enormous costs and complexities associated with the lithography sequence. In this paper, we have presented a novel approach to detect and estimate warpage in semiconductor substrates. Based on first principle modeling of the thermal system and by 
